

3 gate transistor having a first source/drain connected to a bit line  
4 and the second transfer gate transistor having a first source/drain  
5 connected to a complement bit line and each transfer gate  
6 transistor having a gate connected to a word line; and

7 first and second pull-down transistors configured as a storage  
8 latch, the first pull-down transistor having a first source/drain  
9 connected to a second source/drain of said first transfer gate  
10 transistor and the second pull-down transistor having a first  
11 source/drain connected to a second source/drain of said second  
12 transfer gate transistor, both first and second pull-down  
13 transistors having a second source/drain connected to a power  
14 supply voltage node;

15 wherein the first and second transfer gate transistors each  
16 have a first width and include a gate oxide layer having a first  
17 thickness, the first and second pull-down transistors each have a  
18 second width and include a gate oxide layer having a second  
19 thickness, and a product of the first width and the first thickness  
20 is [different from] greater than or equal to a product of the  
21 second width and the second thickness.

1 6 13. (amended) A semiconductor circuit comprising:

2 a first transistor having a first width and a first gate  
3 including a gate oxide layer having a first thickness; and  
4 a second transistor having a second width and a second gate  
5 including a gate oxide layer having a second thickness, wherein a  
6 product of the second width and the second thickness is greater  
7 than a product of the first width and the first thickness.

#### REMARKS

Claims 1-5 and 13-19 are pending in the present application.  
Claims 1 and 13 were amended. Reconsideration of the claims is  
respectfully requested.

#### I. 35 U.S.C. § 103 (Obviousness)

Claims 1-5 and 13-19 were rejected under 35 U.S.C. § 103(a) as